Daniel Bates
University of Cambridge
10 Papers
29 Citations
Daniel Bates is an academic researcher from University of Cambridge. The author has contributed to research in topics: Quantization (signal processing) & Lossless compression. The author has an hindex of 5, co-authored 10 publications.
Chat about Author
Papers
•Posted Content
Learned Low Precision Graph Neural Networks.
TL;DR: The proposed novel NAS mechanism, named Low Precision Graph NAS (LPGNAS), constrains both architecture and quantisation choices to be differentiable and shows a better size-accuracy Pareto frontier compared to seven other manual and searched baselines.
37
•Posted Content
Focused Quantization for Sparse CNNs
TL;DR: This paper attends to the statistical properties of sparse CNNs and presents focused quantization, a novel quantization strategy based on power-of-two values, which exploits the weight distributions after fine-grained pruning, significantly reducing model sizes.
26
•Proceedings Article
Focused Quantization for Sparse CNNs
Yiren Zhao,Xitong Gao,Daniel Bates,Robert Mullins,Cheng-Zhong Xu +4 more
- 01 Jan 2019
TL;DR: In this article, a quantization strategy based on power-of-two values is proposed to exploit the weight distributions after fine-grained pruning, which dynamically discovers the most effective numerical representation for weights in layers with varying sparsities.
ADaPT: optimizing CNN inference on IoT and mobile devices using approximately separable 1-D kernels
Partha Maji,Daniel Bates,Alex Chadwick,Robert Mullins +3 more
- 17 Oct 2017
TL;DR: This paper presents an easy-to-implement acceleration scheme, named ADaPT, which can be applied to already available pre-trained networks, and demonstrates that unlike iterative pruning based methodology, this approximation technique is mathematically well grounded, robust, and does not require any time-consuming retraining.
11
Exploiting tightly-coupled cores
Daniel Bates,Alex Bradbury,Andreas Koltes,Robert Mullins +3 more
- 15 Jul 2013
TL;DR: This paper focuses on the design of a single 8-core tile, conceived as the building block for a larger many-core system, and explores the tile’s ability to support a range of parallelisation opportunities and detail the control and communication mechanisms needed to exploit each cores’ resources in a flexible manner.