D.M. Garner
University of Cambridge
17 Papers
201 Citations
D.M. Garner is an academic researcher from University of Cambridge. The author has contributed to research in topics: Power semiconductor device & Silicon on insulator. The author has an hindex of 8, co-authored 17 publications.
Chat about Author
Papers
Modelling of self-heating effect in thin SOI and Partial SOI LDMOS power devices
TL;DR: In this paper, a simple 1-D self-heating model based on a PSPICE RC thermal circuit which accounts for the temperature rise in on-state, transient and short-circuit conditions is developed.
39
Ultra-fast LIGBTs and superjunction devices in membrane technology
Florin Udrea,T. Trajkovic,C. Lee,D.M. Garner,X. Yuan,J. Joyce,Nishad Udugampola,G. Bonnet,David Robert Coulson,Russell Jacques,M. Izmajlowicz,N. van der Duijn Schouten,Z. Ansari,P. Moyse,Gehan A. J. Amaratunga +14 more
- 23 May 2005
TL;DR: In this paper, the authors present new results from advanced membrane high power devices and fully functional power ICs and show the feasibility of realising superjunction structures with breakdown capability in excess of 700V using this technology.
38
Silicon-on-insulator power integrated circuits
TL;DR: In this article, a power integrated circuit process based on silicon-on-insulator, which allows intelligent CMOS control circuitry to be placed alongside integrated high-voltage power devices, was developed.
17
Partial SOI LDMOSFETs for high-side switching
H.T Lim,Florin Udrea,D.M. Garner,Kuang Sheng,William I. Milne +4 more
- 05 Oct 1999
TL;DR: In this paper, the switching characteristics of Partial SOI LDMOSFET's in high-side configuration based on the results of numerical simulations are discussed and compared to a conventional SOI substrate.
17